

REPLACEMENT CLAIMS

Sub B'

1. (Amended) A semiconductor device comprising:

- (a) a semiconductor substrate;
- (b) an insulating film formed at a surface of said semiconductor substrate for defining device regions in each of which a semiconductor device is to be fabricated;
- (c) a gate electrode formed on said semiconductor substrate;
- (d) a sidewall covering said gate electrode therewith; and
- (e) drain and source diffusion layers formed at a surface of said semiconductor substrate around said gate electrode,
said sidewall having a sidewall offset extending outwardly of said gate electrode along a surface of said semiconductor substrate in at least one of regions below which said drain and source diffusion layers are to be formed, said sidewall offset extending along a surface of a gate oxide film on which said gate electrode is formed,
at least one of said drain and source diffusion layers extending towards said gate electrode beyond an edge of said sidewall offset.

Sheet B²

6. (Amended) A semiconductor device comprising:

(a) a semiconductor substrate;

(b) an insulating film formed at a surface of said semiconductor substrate for defining device regions in each of which a semiconductor device is to be fabricated;

(c) a gate electrode formed on said semiconductor substrate;

(d) a sidewall covering said gate electrode therewith;

a²
(e) drain and source diffusion layers formed at a surface of said semiconductor substrate around said gate electrode, said sidewall having a sidewall offset extending outwardly of said gate electrode along a surface of said semiconductor substrate in at least one of regions below which said drain and source diffusion layers are formed, said sidewall offset extending along a surface of a gate oxide film on which said gate electrode is formed; and

(f) low-resistive wiring layers formed at surfaces of said drain and source diffusion layers, said low-resistive wiring layers being located outwardly beyond a peripheral edge of said sidewall offset,

at least one of said drain and source diffusion layers extending towards said gate electrode beyond an edge of said sidewall offset.